CPU MASTER

(n.) An SBus master that includes a central processing unit with a private means to perform virtual address translation (in contrast to a DVMA master , which uses the SBus controller to perform virtual address translation). A bus cycle initiated by a CPU master consists only of a slave cycle. Typical SBus systems have one CPU master.