DVMA MASTER

(n.) An SBus master capable of initiating a bus cycle that uses the SBus controller to perform virtual address translation (in contrast to a CPU master , which has a private means for virtual address translation). A bus cycle initiated by a DVMA master consists of a translation cycle and a slave cycle